联系我们
意见反馈

关注公众号

获得最新科研资讯

未来通信芯片课题组

简介 模拟、射频、混合信号集成电路设计

分享到

Hongyu's research achievement on low-jitter and low-spur PLL is published at IEEE MWTL. Congratulations!

H. Ren et al., "A 6-GHz 78-fs RMS Double-Sampling PLL With Low-Ripple Bootstrapped DSPD and Retimer-Less MMD Achieving − 92-dBc Reference Spur and − 258-dB FOM," in IEEE Microwave and Wireless Technology Letters, doi: 10.1109/LMWT.2024.3377117

https://ieeexplore.ieee.org/document/10478016

创建: Apr 07, 2024 | 09:16

分享到: